

UNIVERSITY OF MUMBAI  
OFFICE REGISTER FOR THE B.E. ( ELECTRONICS ENGINEERING) (SEM VII) (REVISED TO CBGS COURSE) EXAMINATION HELD IN MAY 2019  
CENTRE/COLLEGE : 385 VASHI (ACPCE) JULY 22, 2019

SEAT NO.	NAME OF CANDIDATE COLLEGE	PP1			PP2			PP3			PP4			PP5			PP6		TOTAL	RESULT
		WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	TW	O/P		
		100	25	25	100	25	25	100	25	25	100	25	25	100	25	25	25	25	800	
		40	10	10	40	10	10	40	10	10	40	10	10	40	10	10	10	10		

01. EMBEDDED SYSTEM DESIGN	02. IC TECHNOLOGY
03. POWER ELECTRONICS - II	04. COMPUTER COMMUNICATION NETWORKS
05. ELECTIVE-I : 5:DIGITAL IMAGE PROCESSING	06. PROJECT-A

11177001 PASAD DARSHAN PRAVIN JAYS 15F 18+ 19+ AA 17+ 21+ AA 14+ 17+ 04F 16+ 20+ 10F 17+ 20+ 17+ 20+ 245 F  
HREE

#:O.229; @:O.5042; \*:O.5045;RCC:O.5050; +:MARKS CARRIED; /:FEMALE;NULL:NULL & VOID AS NO MARKS IN T.W.;P:PASSES;F:FAILS;A:ABSENT;  
--:NOT APPLICABLE;E:EXEMPTION CAN BE CLAIMED; RR:RESERVED; ADC:ADMN. CANCELLED; PPR: PASSED PREVIOUSLY; RLE- LOWER EXAM NOT CLEAR;  
~ : DYSLEXIA BENEFIT

UNIVERSITY OF MUMBAI  
OFFICE REGISTER FOR THE B.E. ( ELECTRONICS ENGINEERING) (SEM VII) (REVISED TO CBGS COURSE) EXAMINATION HELD IN MAY 2019  
CENTRE/COLLEGE : 537 KANDIVLI (TCET) JULY 22, 2019

SEAT NO.	NAME OF CANDIDATE COLLEGE	PP1			PP2			PP3			PP4			PP5			PP6		TOTAL	RESULT
		WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	TW	O/P		
		100	25	25	100	25	25	100	25	25	100	25	25	100	25	25	25	25	800	
		40	10	10	40	10	10	40	10	10	40	10	10	40	10	10	10	10		

01. BASIC VLSI DESIGN (SEM-6)	02. FILTER DESIGN
03. POWER ELECTRONICS AND DRIVES	04. COMPUTER COMMUNICATION NETWORKS
05. ELECTIVE-I : 35:WIRELESS COMMUNICATION	06. PROJECT-A

11177002	SINGH VIVEK AWADHESHKUMAR	AA	17+	18+	40+	18+	17+	49+	17+	16+	AA	12+	22+	55+	23+	20+	22+	22+	368	A
	VIMLA																			ABS

#:O.229; @:O.5042; \*:O.5045;RCC:O.5050; +:MARKS CARRIED; /:FEMALE;NULL:NULL & VOID AS NO MARKS IN T.W.;P:PASSES;F:FAILS;A:ABSENT;  
--:NOT APPLICABLE;E:EXEMPTION CAN BE CLAIMED; RR:RESERVED; ADC:ADMN. CANCELLED; PPR: PASSED PREVIOUSLY; RLE- LOWER EXAM NOT CLEAR;  
~ : DYSLEXIA BENEFIT

UNIVERSITY OF MUMBAI  
OFFICE REGISTER FOR THE B.E. ( ELECTRONICS ENGINEERING) (SEM VII) (REVISED TO CBGS COURSE) EXAMINATION HELD IN MAY 2019  
CENTRE/COLLEGE : 561 PANVEL(PIITE) JULY 22, 2019

SEAT NO.	NAME OF CANDIDATE COLLEGE	PP1			PP2			PP3			PP4			PP5			PP6		TOTAL	RESULT
		WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	TW	O/P		
		100	25	25	100	25	25	100	25	25	100	25	25	100	25	25	25	25	800	
		40	10	10	40	10	10	40	10	10	40	10	10	40	10	10	10	10		

01. BASIC VLSI DESIGN (SEM-6)	02. FILTER DESIGN
03. POWER ELECTRONICS - II	04. COMPUTER COMMUNICATION NETWORKS
05. ELECTIVE-I : 5:DIGITAL IMAGE PROCESSING	06. PROJECT-A

11177003	KAUL MOHIT MOHANLAL MOHAN	AA	20+	22+	53+	17+	20+	AA	17+	20+	AA	15+	24+	AA	14+	20+	24+	23+	289	A
	A																			ABS

#:O.229; @:O.5042; \*:O.5045;RCC:O.5050; +:MARKS CARRIED; /:FEMALE;NULL:NULL & VOID AS NO MARKS IN T.W.;P:PASSES;F:FAILS;A:ABSENT;  
--:NOT APPLICABLE;E:EXEMPTION CAN BE CLAIMED; RR:RESERVED; ADC:ADMN. CANCELLED; PPR: PASSED PREVIOUSLY; RLE- LOWER EXAM NOT CLEAR;  
~ : DYSLEXIA BENEFIT

UNIVERSITY OF MUMBAI  
OFFICE REGISTER FOR THE B.E. ( ELECTRONICS ENGINEERING) (SEM VII) (REVISED TO CBGS COURSE) EXAMINATION HELD IN MAY 2019  
CENTRE/COLLEGE : 689 THANE (KCCE) JULY 22, 2019

SEAT NO.	NAME OF CANDIDATE COLLEGE	PP1			PP2			PP3			PP4			PP5			PP6		TOTAL	RESULT
		WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	TW	O/P		
		100	25	25	100	25	25	100	25	25	100	25	25	100	25	25	25	25	800	
		40	10	10	40	10	10	40	10	10	40	10	10	40	10	10	10	10		

01. BASIC VLSI DESIGN (SEM-6)	02. FILTER DESIGN
03. POWER ELECTRONICS AND DRIVES	04. COMMUNICATION NETWORKS
05. ELECTIVE-I : 35:WIRELESS COMMUNICATION	06. PROJECT-A

11177004 BAJAJ ASHISH NARESH NEETA 44 21+ 20+ 41+ 20+ 21+ 41+ 21+ 21+ 44+ 20+ 21+ 46+ 23+ 22+ 23+ 22+ 471 P  
RLE

#:O.229; @:O.5042; \*:O.5045;RCC:O.5050; +:MARKS CARRIED; /:FEMALE;NULL:NULL & VOID AS NO MARKS IN T.W.;P:PASSES;F:FAILS;A:ABSENT;  
--:NOT APPLICABLE;E:EXEMPTION CAN BE CLAIMED; RR:RESERVED; ADC:ADMN. CANCELLED; PPR: PASSED PREVIOUSLY; RLE- LOWER EXAM NOT CLEAR;  
~ : DYSLEXIA BENEFIT

UNIVERSITY OF MUMBAI  
OFFICE REGISTER FOR THE B.E. ( ELECTRONICS ENGINEERING) (SEM VII) (REVISED TO CBGS COURSE) EXAMINATION HELD IN MAY 2019  
CENTRE/COLLEGE : 735 (SPIT) JULY 22, 2019

SEAT NO.	NAME OF CANDIDATE COLLEGE	PP1			PP2			PP3			PP4			PP5			PP6		TOTAL	RESULT
		WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	TW	O/P		
		100	25	25	100	25	25	100	25	25	100	25	25	100	25	25	25	25	800	
		40	10	10	40	10	10	40	10	10	40	10	10	40	10	10	10	10		

01. BASIC VLSI DESIGN (SEM-6)	02. ADVANCED INSTRUMENTATION SYSTEMS (SEM-6)
03. DIGITAL COMMUNICATION (SEM-V)	04. COMMUNICATION NETWORKS
05. ELECTIVE-I : 5:DIGITAL IMAGE PROCESSING	06. PROJECT-A

11177005 SAHU ASHUTOSH OMPRAKASH K 09F 13+ 16+ 41+ 11+ 10+ 40+ 10+ 18+ 52+ 12+ 10+ 15F 12+ 19+ 17+ 10+ 315 F  
AMLESH

#:O.229; @:O.5042; \*:O.5045;RCC:O.5050; +:MARKS CARRIED; /:FEMALE;NULL:NULL & VOID AS NO MARKS IN T.W.;P:PASSES;F:FAILS;A:ABSENT;  
--:NOT APPLICABLE;E:EXEMPTION CAN BE CLAIMED; RR:RESERVED; ADC:ADMN. CANCELLED; PPR: PASSED PREVIOUSLY; RLE- LOWER EXAM NOT CLEAR;  
~ : DYSLEXIA BENEFIT

UNIVERSITY OF MUMBAI  
OFFICE REGISTER FOR THE B.E. ( ELECTRONICS ENGINEERING) (SEM VII) (REVISED TO CBGS COURSE) EXAMINATION HELD IN MAY 2019  
CENTRE/COLLEGE : 734 (YTIET) JULY 22, 2019

SEAT NO.	NAME OF CANDIDATE COLLEGE	PP1			PP2			PP3			PP4			PP5			PP6		TOTAL	RESULT
		WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	TW	O/P		
		100	25	25	100	25	25	100	25	25	100	25	25	100	25	25	25	25	800	
		40	10	10	40	10	10	40	10	10	40	10	10	40	10	10	10	10		

01. VLSI DESIGN  
03. POWER ELECTRONICS AND DRIVES  
05. ELECTIVE-I : 51:ADVANCED NETWORKING TECHNOLOGIES (SEM-8) (EO-06. PROJECT-A)

02. FILTER DESIGN  
04. COMMUNICATION NETWORKS

11177006 GOLE ROHIT BHARAT JANABAI 40+ 20+ 20+ 40+ 20+ 19+ 47+ 18+ 16+ 40+ 20+ 20+ AA 20+ 20+ 22+ 21+ 403 A  
ABS

#:O.229; @:O.5042; \*:O.5045;RCC:O.5050; +:MARKS CARRIED; /:FEMALE;NULL:NULL & VOID AS NO MARKS IN T.W.;P:PASSES;F:FAILS;A:ABSENT;  
--:NOT APPLICABLE;E:EXEMPTION CAN BE CLAIMED; RR:RESERVED; ADC:ADMN. CANCELLED; PPR: PASSED PREVIOUSLY; RLE- LOWER EXAM NOT CLEAR;  
~ : DYSLEXIA BENEFIT

UNIVERSITY OF MUMBAI  
OFFICE REGISTER FOR THE B.E. ( ELECTRONICS ENGINEERING) (SEM VII) (REVISED TO CBGS COURSE) EXAMINATION HELD IN MAY 2019  
CENTRE/COLLEGE : 442 VASHI (LTCE) JULY 22, 2019

SEAT NO.	NAME OF CANDIDATE COLLEGE	PP1			PP2			PP3			PP4			PP5			PP6		TOTAL	RESULT
		WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	TW	O/P		
		100	25	25	100	25	25	100	25	25	100	25	25	100	25	25	25	25	800	
		40	10	10	40	10	10	40	10	10	40	10	10	40	10	10	10	10		

01. VLSI DESIGN	02. FILTER DESIGN
03. POWER ELECTRONICS - II	04. COMMUNICATION NETWORKS
05. ELECTIVE-I : 38: DIGITAL IMAGE PROCESSING DESIGN	06. PROJECT-A

11177007 CHAKURKAR SACHIN MADHAV S USHILA 40+ 17+ 17+ 40+ 16+ 15+ 04F 17+ 18+ 40+ 16+ 18+ 42+ 15+ 11+ 21+ 21+ 368 F

01. VLSI DESIGN	02. ASIC VERIFICATION
03. POWER ELECTRONICS - II	04. COMMUNICATION NETWORKS
05. ELECTIVE-I : 38: DIGITAL IMAGE PROCESSING DESIGN	06. PROJECT-A

11177008 KHAN ABUZAR FAIZAAN AHMED ATIKA AA 17+ 16+ AA 17+ 17+ 40+ 17+ 19+ 40+ 17+ 16+ 40+ 16+ 12+ 21+ 21+ 326 A ABS

01. VLSI DESIGN	02. FILTER DESIGN
03. POWER ELECTRONICS - II	04. COMMUNICATION NETWORKS
05. ELECTIVE-I : 38: DIGITAL IMAGE PROCESSING DESIGN	06. PROJECT-A

11177009 SAKPAL SUSHIL SUBHASH SHU BHANGI 21F 11+ 11+ 49+ 11+ 14+ 40+ 11+ 14+ 40+ 15+ 19+ 42+ 13+ 15+ 18+ 18+ 362 F

#:0.229; @:0.5042; \*:0.5045; RCC:0.5050; +:MARKS CARRIED; /:FEMALE; NULL:NULL & VOID AS NO MARKS IN T.W.; P:PASSES; F:FAILS; A:ABSENT;  
--:NOT APPLICABLE; E:EXEMPTION CAN BE CLAIMED; RR:RESERVED; ADC:ADMN. CANCELLED; PPR: PASSED PREVIOUSLY; RLE- LOWER EXAM NOT CLEAR;  
~ : DYSLEXIA BENEFIT

UNIVERSITY OF MUMBAI  
OFFICE REGISTER FOR THE B.E. ( ELECTRONICS ENGINEERING) (SEM VII) (REVISED TO CBGS COURSE) EXAMINATION HELD IN MAY 2019  
CENTRE/COLLEGE : 126 CHEMBUR (SAKEC) JULY 22, 2019

SEAT NO.	NAME OF CANDIDATE COLLEGE	PP1			PP2			PP3			PP4			PP5			PP6		TOTAL	RESULT
		WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	WR	TW	O/P	TW	O/P		
		100	25	25	100	25	25	100	25	25	100	25	25	100	25	25	25	25	800	
		40	10	10	40	10	10	40	10	10	40	10	10	40	10	10	10	10		

01. VLSI DESIGN	02. FILTER DESIGN
03. POWER ELECTRONICS - II	04. COMMUNICATION NETWORKS
05. ELECTIVE-I : 38: DIGITAL IMAGE PROCESSING DESIGN	06. PROJECT-A

11177010 SHAH ARPIT SHANTILAL HANS 40+ 16+ 17+ 40+ 15+ 15+ 40+ 14+ 11+ 23F 20+ 20+ 51+ 18+ 17+ 20+ 20+ 397 F  
A

#:O.229; @:O.5042; \*:O.5045;RCC:O.5050; +:MARKS CARRIED; /:FEMALE;NULL:NULL & VOID AS NO MARKS IN T.W.;P:PASSES;F:FAILS;A:ABSENT;  
--:NOT APPLICABLE;E:EXEMPTION CAN BE CLAIMED; RR:RESERVED; ADC:ADMN. CANCELLED; PPR: PASSED PREVIOUSLY; RLE- LOWER EXAM NOT CLEAR;  
~ : DYSLEXIA BENEFIT